

CLAIMS

WHAT IS CLAIMED:

1. A built-in self-test controller, comprising:
a plurality of alternative memory built-in self-test state machines; and
a memory built-in self-test engine operating a predetermined one of the memory built-in self-test state machines.
2. The built-in self-test controller of claim 1, further comprising a logic built-in self-test engine.
3. The built-in self-test controller of claim 1, further comprising a memory built-in self-test signature generated by an execution of the memory built-in self-test.
4. The built-in self-test controller of claim 3, wherein the memory built-in self-test signature includes the results of at least one paranoid check.
5. The built-in self-test controller of claim 3, wherein the memory built-in self-test signature includes a bit indicating whether a memory built-in self-test is done.
6. The built-in self-test controller of claim 1, wherein at least one of the memory built-in self-test state machines comprises:
a reset state entered upon receipt of an external reset signal;
an initiate state entered from the reset state upon receipt of at least one of a memory built-in self-test run signal and a memory built-in self-test select signal;
a flush state entered from the initiate state upon the initialization of components and signals in the memory built-in self-test domain in the initiate state;
a test state entered into from the flush state upon completing a flush of a plurality of memory components to a known state; and
a done state entered into upon completing the test of each of the memory components in the memory built-in self-test.
7. A built-in self-test controller, comprising:
means for implementing a plurality of states in a plurality of sets in a memory built-in self-test; and

means for operating a predetermined one of the sets in the memory built-in self-test.

8. The built-in self-test controller of claim 7, further comprising a logic built-in self-test engine.

9. The built-in self-test controller of claim 7, further comprising a memory built-in self-test signature generated by an execution of the memory built-in self-test.

10. The built-in self-test controller of claim 7, wherein at least one of the sets comprises:

- a reset state entered upon receipt of an external reset signal;
- an initiate state entered from the reset state upon receipt of at least one of a memory built-in self-test run signal and a memory built-in self-test select signal;
- a flush state entered from the initiate state upon the initialization of components and signals in the memory built-in self-test domain in the initiate state;
- a test state entered into from the flush state upon completing a flush of a plurality of memory components to a known state; and
- a done state entered into upon completing the test of each of the memory components in the memory built-in self-test.

11. An integrated circuit device, comprising:

- a plurality of memory components;
- a testing interface; and
- a built-in self-test controller controlled through the testing interface, comprising:
 - a plurality of alternative memory built-in self-test state machines; and
 - a memory built-in self-test engine operating a predetermined one of the memory built-in self-test state machines.

12. The integrated circuit device of claim 11, further comprising a logic built-in self-test engine.

13. The integrated circuit device of claim 11, further comprising a memory built-in self-test signature register generated by an execution of the memory built-in self-test.

14. The integrated circuit device of claim 13, wherein the memory built-in self-test signature includes the results of at least one paranoid check.

1 15. The integrated circuit device of claim 13, wherein the memory built-in self-
2 test signature includes a bit indicating whether a memory built-in self-test is done.

1 16. The integrated circuit device of claim 11, wherein at least one of the memory
2 built-in self-test state machines comprises:

- 3 a reset state entered upon receipt of an external reset signal;
4 an initiate state entered from the reset state upon receipt of at least one of a memory
5 built-in self-test run signal and a memory built-in self-test select signal;
6 a flush state entered from the initiate state upon the initialization of components and
7 signals in the memory built-in self-test domain in the initiate state;
8 a test state entered into from the flush state upon completing a flush of a plurality of
9 memory components to a known state; and
10 a done state entered into upon completing the test of each of the memory components
11 in the memory built-in self-test.

1 17. The integrated circuit device of claim 11, wherein the memory components
2 include a synchronous random access memory device.

1 18. The integrated circuit device of claim 11, wherein testing interface comprises
2 a Joint Test Action Group tap controller.

- 1 19. An integrated circuit device, comprising:
2 a plurality of memory components;
3 a testing interface; and
4 a built-in self-test controller controlled through the testing interface, comprising:
5 means for implementing a plurality of states in a plurality of sets in a memory
6 built-in self-test; and
7 means for operating a predetermined one of the sets in the memory built-in
8 self-test.

1 20. The integrated circuit device of claim 19, further comprising a logic built-in
2 self-test engine.

1 21. The integrated circuit device of claim 19, further comprising a memory built-
2 in self-test signature register generated by an execution of the memory built-in self-test.

1 22. The integrated circuit device of claim 19, wherein at least one of the sets
2 comprises:

3 a reset state entered upon receipt of an external reset signal;

4 an initiate state entered from the reset state upon receipt of at least one of a memory
5 built-in self-test run signal and a memory built-in self-test select signal;

6 a flush state entered from the initiate state upon the initialization of components and
7 signals in the memory built-in self-test domain in the initiate state;

8 a test state entered into from the flush state upon completing a flush of a plurality of
9 memory components to a known state; and

10 a done state entered into upon completing the test of each of the memory components
11 in the memory built-in self-test.

23. The integrated circuit device of claim 19, wherein the memory components
include a synchronous random access memory device.

24. The integrated circuit device of claim 19, wherein testing interface comprises
a Joint Test Action Group tap controller.

25. A method for performing a built-in self-test on an integrated circuit device,
comprising:

externally resetting a predetermined one of a plurality of memory state machines in a
memory built-in self-test controller;

performing a memory built-in self-test utilizing the reset memory state machine ; and

obtaining the results of the performed memory built-in self-test.

26. The method of claim 25, wherein performing the memory built-in self-test
includes:

initiating a plurality of components and signals in a memory built-in self-test domain
of the dual mode built-in self-test controller upon receipt of at least one of a
memory built-in self-test run signal and a memory built-in self-test select
signal;

flushing the contents of a plurality of memory components to a known state after
initialization of the components and the signals in the memory built-in self-test
domain; and

10 testing the flushed memory components.

1 27. The method of claim 26, wherein performing the memory built-in self-test
2 further includes at least one of:

3 storing the results of the memory built-in self-test in a memory built-in self-test
4 signature register;

5 storing the results of at least one paranoid check in the memory built-in self-test
6 signature register;

7 setting a bit in the memory built-in self-test signature register indicating whether the
8 memory built-in self-test is done.

1 28. The method of claim 25, further comprising:

2 externally resetting a logic state machine;

3 performing a logic built-in self-test utilizing the reset memory state machine; and

4 obtaining the results of the performed logic built-in self-test.

5 29. The method of claim 25, wherein obtaining the results includes receiving the
6 results as the memory built-in self-test is performed or reading the stored results from a
7 register.

8 30. A method for testing an integrated circuit device, comprising:

9 interfacing the integrated circuit device with a tester;

10 externally resetting a built-in self-test controller, including:

11 externally resetting a predetermined one of a plurality of memory state
12 machines;

13 performing a memory built-in self-test from the built-in self-test controller;

14 obtaining the results of the performed memory built-in self-test.

1 31. The method of claim 30, wherein performing the memory built-in self-test
2 includes:

3 initiating a plurality of components and signals associated with the memory built-in
4 self-test upon receipt of at least one of a memory built-in self-test run signal
5 and a memory built-in self-test select signal;

6 flushing the contents of a plurality of memory components to a known state after the
7 initialization of the associated components and the signals; and

8 testing the flushed memory components.

1 32. The method of claim 31, wherein performing the memory built-in self-test
2 further includes at least one of:

3 storing the results of the memory built-in self-test in a memory built-in self-test
4 signature register;

5 storing the results of at least one paranoid check in the memory built-in self-test
6 signature register;

7 setting a bit in the memory built-in self-test signature register indicating whether the
8 memory built-in self-test is done.

1 33. The method of claim 30, wherein obtaining the results includes reading a
2 memory built-in self-test signature.

3 34. The method of claim 30, wherein interfacing the integrated circuit device with
4 the tester includes employing Joint Test Action Group protocols.

5 35. The method of claim 30, wherein externally resetting the built-in self-test
6 controller includes externally resetting a logic state machines and wherein the method further
7 comprises performing a memory built-in self-test from the built-in self-test controller.

8 36. The method of claim 30, wherein obtaining the results includes receiving the
1 results as the memory built-in self-test is performed or reading the stored results from a
2 register.
3